

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/885,451	06/20/2001	Thomas L. Ritzdorf	291958170US02	3390
50689 7590 06/04/2007 PERKINS COIE LLP P.O. BOX 1247			EXAMINER	
			LEADER, WILLIAM T	
PATENT-SEA SEATTLE, WA 98111-1247		ART UNIT	PAPER NUMBER	
,			1742	
				DEL IVERY MODE
			MAIL DATE	DELIVERY MODE
			06/04/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	09/885,451	RITZDORF ET AL.			
Office Action Summary	Examiner	Art Unit			
·	William T. Leader	1742			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	I. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on  2a) This action is FINAL. 2b) This  3) Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final.  nce except for formal matters, pro				
Disposition of Claims	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
4) Claim(s) 68-77,80-85,107-115 and 118-127 is/s 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 68-77,80-85,107-115 and 118-127 is/s 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or Application Papers  9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access	vn from consideration.  are rejected.  r election requirement.  r.	Examiner.			
Applicant may not request that any objection to the objec	ion is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119	,				
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attach manufa)					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date 9/5/2006; 3/20/2007.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	te			

Art Unit: 1742

## **DETAILED ACTION**

1. Receipt of the papers filed on March 26, 2007, is acknowledged. New claims 118-127 have been presented. Claims 68-77, 80-85, 107-115 and 118-127 are pending.

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Applicant's amendment to the claims has overcome the rejection of record under 35 U.S.C. 112, first paragraph. In view of the amendment, the following new grounds of rejection are made.

## Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 5. Claims 119 and 122 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.
- 6. Newly presented claims 119 and 122 recite values for the initial resistivity of the electrolytically deposited copper. Basis for these values is not apparent.

Art Unit: 1742

## Claim Rejections - 35 USC § 103

- 7. Claims 68-77, 80, 81, 84, 85, 107-115 and 118-127 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ding et al (6,066,892 combined with the Lowenheim text *Electroplating* and the Alkire article "Transient behavior during electrodeposition onto a metal strip of high ohmic resistance", in view of Ameen et al (US 5,685,970) and Ohmura et al (4,401,521).
- 8. The Ding et al patent is directed to the use of copper metallization in the formation of an integrated circuit. As shown in figure 3, a recess (via hole) is formed in dielectric layer 54.

  After a copper alloy seed layer is deposited, the via hole is filled by a second deposition step with relatively pure copper. The full-fill deposition may be performed by a number of techniques including electroplating (column 5, lines 59-66). Ding et al observe that the copper seed layer oxidizes to form a surface layer of copper oxide (column 6, lines 406). Electroplating will naturally remove the copper oxide (column 6, line 13). When the fill copper is deposited by electroplating into the via, reflow temperatures of no more than 100°C are adequate (column 6, lines 17-20). The reflow step, performed at an elevated temperature, corresponds to the annealing step recited by applicant. Ding et al show in figure 3 that an overburden is formed. Ding et al note that planarization is promoted by the lateral reflow of copper (column 7, lines 4-9). Ding et al also recognize that self-annealing of copper occurs (column 4, lines 51-54).
- 9. Applicant's claimed process differs from that of Ding et al Independent claims 68, 80, 84, 85 and 118 by reciting the use of a first current density and a second current density during the electrodeposition step. The secondary references show that in processes for electrodeposition

Art Unit: 1742

over a seed layer it is known to begin plating at a low current density and to subsequently increase the current density. The Lowenheim text and the Alkire article provide a more theoretical approach, while the Ameen et al and Ohmura patents are directed more toward practical applications of the theory.

- 10. The Lowenheim text, *Electroplating*, includes a chapter directed to Plating on Nonconductors. Lowenheim states that "To electroplate on a nonconducting medium, it is necessary that the surface of that medium be made conductive in some way" (page 417). One method disclosed by Lowenheim is to form an electrically conductive seed layer by electroless deposition. Once a nonconducting surface such as a plastic has been rendered catalytic, it is ready for the deposition of electroless copper or nickel, to be followed by conventional electroplating. Lowenheim notes that since only the surface of the nonconductive plastic workpiece where the electroless layer has been formed is conductive, and the electroless deposit is quite thin, the conductivity of the part is not comparable to that of metallic articles where the entire thickness of the article is conductive. Lowenheim teaches that "electroplating must be started at relatively low current densities to avoid burning at contact points" (page 423).
- 11. Lowenheim teaches that electrochemical processes follow Faraday's Laws which may be stated as follows:
  - 1. The amount of chemical change produced by an electric current is proportional to the quantity of electricity that passes, and
  - 2. The amounts of different substances liberated by a given quantity of electricity are proportional to their chemical equivalent weights.

Art Unit: 1742

These laws may be expressed in the form of the equation:

$$g = Iet / 96,500$$

where g = grams of substance reacting, I = current in amperes, e = chemical equivalent weight, and t = time in seconds. For an electrodeposition process, the grams of substance reacting is the amount metal deposited at the cathode. This equation indicates that there is a direct relationship between the thickness of material deposited and the current, and a direct relationship between the thickness of material deposited and the deposition time. There is an inverse relationship between the current applied in an electrodeposition process and the time it takes to deposit a given amount of metal. Lower current leads to longer deposition time, while higher current results in shorter deposition times. This fundamental relationship of electrodeposition provides motivation for using higher current because it allows the process to be completed more quickly, resulting in more efficient and economical operation. See pages 12-13.

12. The Alkire article is directed to electrodeposition onto a workpiece having a high ohmic resistance. Alkire teaches that in the fabrication of printed circuit boards, a thin metal coating is initially applied to an insulating substrate by electroless deposition. This thin metal coating is a seed layer which is subsequently thickened by cathodic electrodeposition. The final deposit is usually thicker near the region of electrical contact and may be primarily attributed to the high ohmic resistance to the thin electroless deposit. Alkire develops a mathematical basis for the dependence of deposit thickness distribution on ohmic effects, mass transfer, and charge transfer. Alkire states that the method of solution is not specifically restricted to the circuit board example. See page 1935. In the conclusions section of the article, Alkire observes that the

Art Unit: 1742

common usage of a high current density "strike" or initial plating on the electroless deposit may involve highly nonuniform deposition". See page 1940. This statement, along with the detailed mathematical discussion, suggests the use of a low initial plating current to achieve improved deposit uniformity.

13. The Ameen et al patent is cited to illustrate an application of the procedure taught by Lowenheim, and to provide additional motivation for initiating electroplating on a seed layer at a low current density followed by higher current densities. The patent is directed to a method for metallizing polymeric films by electrodeposition. The metallized films may be used in the production of circuit boards (column 1, lines 31-36). Ameen et al teach that when the nonmetallic, electrically insulating substrate is a flexible polymeric sheet, the metal, such as copper, may be electrodeposited directly on a flash of metal which has been sputtered, vapor deposited, electrolessly deposited, or adhered by similar techniques on the sheet (column 1, lines 37-41). Thus, Ameen teaches the preliminary deposition of a current-carrying metallic seed layer. Conventional electrodeposition methods for copper on polymeric sheets use current densities which result in lengthy deposition times (column 2, lines 22-26). Like Lowenheim, Ameen et al recognize that the rate of metal deposition is basically dependent on the magnitude of the current which can be applied to the metal on the substrate, and that the current is limited by the thickness as well as the current-carrying characteristics of the metal on the substrate (column 2, lines 34-40). Ameen et al teach that the problem of long deposition time can be overcome by a method in which the current applied to the substrate is increased as the deposition process is carried out. In the invention of Ameen et al, the anode electrodes opposed to the cathodic polymeric sheet to be

Art Unit: 1742

plated are energized in groups. As metal is deposited onto the initial flash of metal on the substrate by the initial groups of anodes, the increased current carrying capacity of the thicker metal is utilized to allow subsequent groups of anodes to have higher energization levels. The ever increasing thickness of the metal on the substrate and its increasing current-carrying capacity, is used to increase the electrodeposition rate of metal by continually increasing the current based on the current carrying capacity of the deposited metal (column 10, lines 39 – column 11, line 3). More specifically, the first group of anodes is energized at a level which the flash metal seed layer on the substrate can handle. The first group of anodes deposits metal from the electrolytic solution onto the flash metal, thereby building up the thickness of the metal on the substrate. Eventually, each group of anodes can be energized at its desired operating level (column 11, lines 4-42). It is noted that the Ameen et al patent pertains to fabrication of circuit boards. As stated above, that Alkire refers to printed circuit boards but indicates that the method of solution of the equations is not specifically restricted to the circuit board example. Similarly, one of ordinary skill in the art would recognize that the teaching of Ameen et al is applicable to workpieces other than circuit boards.

14. The Ohmura et al patent, like the Ameen et al patent, is cited to illustrate an application of the procedure taught by Lowenheim, and to provide additional motivation for initiating electroplating on a seed layer at a low current density followed by higher current densities. The patent is directed to the formation of a conductor structure by electroplating metal into openings formed in a nonconductive resist on a thin metal film. Ohmura et al recognize that uniformity of the deposit may present a problem. They state that "when the thin film conductor pattern is

Art Unit: 1742

directly electroplated, the thickness of the plated layer is not uniform if the length of the fine-patterned conductor structure exceeds that correspond to a resistance of 5 ohms." (column 1, lines 44-48). Additional problems include protrusions formed at a side of the conductor line and poor adhesive of the plated layer to the substrate (column 3, lines 39-51). To overcome these problems, Ohmura et al teach plating at a low current density in an initial stage of electroplating and then raising the current density (column 3, lines 52-56). Initial electroplating current density may be 0.05-2 A/dm² (0.5-20 mA/cm² using the conversion factors 1 dm² = 100 cm² and 1A = 1000mA). See column 3, lines 64-66. Subsequently current density may be in the broad range of 3-50 A/dm² (30-500mA/cm²). See column 3, lines 11-19. The film thickness developed in the first electroplating stage may be 0.3-10 μm (column 3, lines 66-67). Example 1 illustrates the deposition of copper in which current density is stepped from an initial low value to a higher value.

The prior art of record is indicative of the level of skill of one of ordinary skill in the art. The Lowenheim text and the Alkire article particularly demonstrate that the theoretical principles underlying the electrodeposition process are well understood and that one of ordinary skill in the art of electroplating has a knowledge of these principles and their practical application. Thus, the level of skill is considered to be high. It would have been obvious at the time the invention was made to have begun the electrodeposition step of Ding et al at a low current density and to have increased the current density after a period of time in which the thickness and current-carrying capacity of the plated layer had grown as taught by Lowenheim, Alkire, Ameen et al and Ohmura et al because a number of advantages resulting from the initial use of a low current

Art Unit: 1742

density, including avoidance of burning the thin seed layer and increased uniformity of deposit, would have been obtained, and the advantage of shorter total deposition time and increased productivity would have been obtained by subsequently raising the current density. As noted above, Lowenheim and Alkire include a more theoretical presentation in which an increase of current density during electroplating is suggested, while Ameen et al and Ohmura et al illustrate actual processes in which current density is increased. All provide motivation for increasing the current density after an initial period of electroplating.

- 16. With respect to claim 69, the workpiece of Ding et al includes recessed microstructures which would be partially filled during use of the low initial current density suggested by the secondary references.
- 17. With respect to claim 70, Ding et al shows that the microstructures are filled indicating that the metal deposited has a grain size sufficiently small to fill the microstructures.
- 18. With respect to claims 71 and 76, as noted above Ding et al teach a low temperature heat treatment of electrodeposited copper carried out at a temperature in the range recited by applicant
- 19. With respect to claims 72-75 and 77 which relate to current density values and time of deposition, choice of these values based on the teaching of the secondary references would have been a matter of routine optimization within the skill of the art. It is noted that the values recited in the instant claims are essentially the same as those disclosed by Ohmura et al.
- 20. With respect to claims 81 and 83, the secondary references disclosed the application of the increased second current density immediately following the lower initial current density.

Art Unit: 1742

21. Claims 107-117 are similar to claims 69-79. With respect to claims 119, 122 and 125, since the copper of Ding et al may be deposited by electroplating from a copper ion-containing solution, approximate resistively of the deposited copper would have been expected to be the same. With respect to claims 120, 123 and 126, Ding et al teach the use of chemical-mechanical polishing which would remove the overburden (column 6, lines 34-36). With respect to claims 121, 124 and 127, Ding et al disclose that complex devices require multiple layers of metallization. Additional metallization levels are achieved by depositing over the previous metallized horizontal interconnects (column 1, lines 37-49). The additional deposited layers may be considered to constitute a capping layer.

- 22. Claims 82 and 83 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ding et al (6,066,892 combined with the Lowenheim text *Electroplating* and the Alkire article "Transient behavior during electrodeposition onto a metal strip of high ohmic resistance", in view of Ameen et al (US 5,685,970) and Ohmura et al (4,401,521) as applied to claims 68-77, 80, 81, 84, 85, 107-115 and 118-127 above, and further in view of Venkatraman et al (5,814,557).
- 23. Claim 82 recites that the dielectric is "low-K". The Venkatraman et al patent is directed to a process for forming an interconnect structure on a semiconductor device. The interconnect may be formed of copper. See column 3, lines 18-22 which teach that first conductive layer 14 may be copper, and column 3, lines 27-30 which teach that the second conductive layer 16 contains copper. The deposit is subjected to an annealing step to distribute copper throughout the interconnect structure at a temperature such as 150°C to 390°C (column 3, lines 42-45).

Application/Control Number: 09/885,451

Art Unit: 1742

Venkatraman et al teaches that all process steps should be performed at a temperature below about 400 °C, and that this relatively low temperature allows use with materials such as low dielectric constant materials (column 2, lines 5-18). Since Ding et al teach that with electroplated copper, reflow may be carried out at a temperature of no more than 100°C, it would have been obvious to have utilized a low-K dielectric because electrical performance of the device would have been improved.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William T. Leader whose telephone number is 571-272-1245.

The examiner can normally be reached on Mondays-Thursdays and alternate Fridays, 7:30-4:00.

Art Unit: 1742

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Roy King, can be reached on 571-272-1244. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

William Leader May 25, 2007 ROY KING SUPERVISORY PATENT EXAMINER TECHNICLOGY CENTER 1700